

IN THE CLAIMS

Please amend the claims as follows, substituting any amended claim(s) for the corresponding pending claim(s):

- 1 1. (Original) A high-speed serial bit stream interface module comprising:
2 a line side interface that services a line side media, that receives a line side receive signal, and
3 that transmits a line side transmit signal;
4 a board side interface that services a plurality of transmit bit streams and a plurality of receive bit
5 streams;
6 at least one multiplexer that multiplexes the plurality of transmit bit streams to produce the line
7 side transmit signal;
8 at least one demultiplexer that demultiplexes the line side receive signal to produce the plurality
9 of receive bit streams; and
10 a plurality of signal conditioning circuits, each of which services a respective bit stream of the
11 plurality of transmit bit streams and the plurality of receive bit streams.
- 1 2. (Original) The high-speed serial bit stream interface module of claim 1, wherein each of the
2 plurality of signal conditioning circuits spectrally shapes its serviced bit stream.
- 1 3. (Original) The high-speed serial bit stream interface module of claim 2, wherein the plurality of
2 signal conditioning circuits spectrally shape their respective bit streams to remove deterministic jitter.
- 1 4. (Original) The high-speed serial bit stream interface module of claim 2, wherein the plurality of
2 signal conditioning circuits spectrally shape their respective bit streams to remove inter symbol
3 interference.

1 5. (Original) The high-speed serial bit stream interface of claim 1, wherein each of the plurality of
2 signal conditioning circuits comprises:

3 a limiting amplifier that receives a serviced signal and that amplifies the serviced signal to
4 produce the serviced signal in a desired output range;

5 a clock and data recovery circuit having an adjustable Phase Locked Loop (PLL) bandwidth that
6 communicatively couples to the output of the limiting amplifier and that receives, recovers, and reclocks
7 the serviced signal; and

8 wherein the PLL bandwidth of the clock and data recovery circuit is controllable to correspond to
9 the signal characteristics of the serviced signal.

1 6. (Original) The high-speed serial bit stream interface of claim 5, wherein:

2 the PLL bandwidth of signal conditioning circuits servicing transmit signals is based upon output
3 characteristics of a device producing the transmit signals to the board side interface; and

4 the PLL bandwidth of signal conditioning circuits servicing receive signals is based upon output
5 characteristics of a device producing the receive signals to the line side interface.

1 7. (Original) The high-speed serial bit stream interface of claim 5, wherein the signal conditioning
2 circuits each further comprise:

3 an output pre-emphasis circuit communicatively coupled to the output of the clock and data
4 recovery circuit that controllably modifies the spectrum of the serviced signal to pre-compensate for
5 spectral characteristics of a signal path upon which the serviced signal will be output.

1 8. (Original) The high-speed serial bit stream interface of claim 5, wherein the signal conditioning
2 circuits each further comprise:

3 an equalizer communicatively coupled to the output of the limiting amplifier that controllably
4 spectrally shapes the serviced signal to compensate for spectral characteristics of a signal path from which
5 the serviced signal was received.

1 9. (Original) The high-speed serial bit stream interface of claim 5, wherein the signal conditioning
2 circuits each further comprise:

3 a limiting amplifier that receives the serviced signal and that controllably amplifies the serviced
4 signal to produce the serviced signal in a desired output range.

1 10. (Original) The high-speed serial bit stream interface of claim 1, further comprising:
2 a receive lane synchronizer that services the plurality of receive bit streams; and
3 a transmit lane synchronizer that services the plurality of transmit bit streams.

1 11. (Currently Amended) The high-speed serial bit stream interface of ~~claim 11~~ claim 10, wherein:
2 the receive lane synchronizer operates by inserting at least one bit pattern into the plurality of
3 receive bit streams; and
4 the transmit lane synchronizer operates by inspecting at least one bit pattern contained in the
5 plurality of transmit bit streams and realigning the plurality of transmit bit streams when required as
6 determined by the inspection.

1 12. (Original) The high-speed serial bit stream interface of claim 1, further comprising:
2 a receive Forward Error Correction (FEC) block that services the plurality of receive bit streams;
3 and
4 a transmit FEC block that services the plurality of transmit bit streams.

1 13. (Original) A high-speed serial bit stream interface module comprising:
2 a back plane/box interface that services a first plurality of transmit bit streams and a first plurality
3 of receive bit streams;
4 a board side interface that services a second plurality of transmit bit streams and a second
5 plurality of receive bit streams;
6 at least one demultiplexer that demultiplexes the first plurality of receive bit streams to produce
7 the second plurality of receive bit streams;
8 at least one multiplexer that multiplexes the second plurality of transmit bit streams to produce
9 the first plurality of transmit bit streams; and
10 a plurality of signal conditioning circuits, each of which services a respective bit stream of the
11 first plurality of transmit bit streams and the first plurality of receive bit streams.

1 14. (Original) The high-speed serial bit stream interface module of claim 13, wherein each of the
2 plurality of signal conditioning circuits spectrally shapes its serviced bit stream.

1 15. (Original) The high-speed serial bit stream interface module of claim 14, wherein the plurality of
2 signal conditioning circuits spectrally shape their respective bit streams to remove deterministic jitter.

1 16. (Original) The high-speed serial bit stream interface module of claim 14, wherein the plurality of
2 signal conditioning circuits spectrally shape their respective bit streams to remove inter symbol
3 interference.

1 17. (Original) The high-speed serial bit stream interface of claim 13, wherein each of the plurality of
2 signal conditioning circuits comprises:

3 a limiting amplifier that receives a serviced signal and that amplifies the serviced signal to
4 produce the serviced signal in a desired output range;

5 a clock and data recovery circuit having an adjustable Phase Locked Loop (PLL) bandwidth that
6 communicatively couples to the output of the limiting amplifier and that receives, recovers, and reclocks
7 the serviced signal; and

8 wherein the PLL bandwidth of the clock and data recovery circuit is controllable to correspond
9 to; the signal characteristics of the serviced signal.

1 18. (Original) The high-speed serial bit stream interface of claim 17, wherein:

2 the PLL bandwidth of signal conditioning circuits servicing transmit signals is based upon output
3 characteristics of a device producing the transmit signals to the board side interface; and

4 the PLL bandwidth of signal conditioning circuits servicing receive signals is based upon output
5 characteristics of a device producing the receive signals to the line side interface.

1 19. (Original) The high-speed serial bit stream interface of claim 17, wherein the signal conditioning
2 circuits each further comprise:

3 an output pre-emphasis circuit communicatively coupled to the output of the clock and data
4 recovery circuit that controllably modifies the spectrum of the serviced signal to pre-compensate for
5 spectral characteristics of a signal path upon which the serviced signal will be output.

1 20. (Original) The high-speed serial bit stream interface of claim 17, wherein the signal conditioning
2 circuits each further comprise:

3 an equalizer communicatively coupled to the output of the limiting amplifier that controllably
4 spectrally shapes the serviced signal to compensate for spectral characteristics of a signal path from which
5 the serviced signal was received.

1 21. (Original) The high-speed serial bit stream interface of claim 17, wherein the signal conditioning
2 circuits each further comprise:

3 a limiting amplifier that receives the serviced signal and that controllably amplifies the serviced
4 signal to produce the serviced signal in a desired output range.

1 22. (Original) The high-speed serial bit stream interface of claim 13, further comprising:

2 a receive lane synchronizer that services the first plurality of receive bit streams; and

3 a transmit lane synchronizer that services the first plurality of transmit bit streams.

1 23. (Original) The high-speed serial bit stream interface of claim 22, wherein:

2 the receive lane synchronizer operates by inserting at least one bit pattern into the first plurality of
3 transmit bit streams; and

4 the transmit lane synchronizer operates by inspecting at least one bit pattern contained in the first
5 plurality of transmit bit streams and realigning the first plurality of transmit bit streams when required as
6 determined by the inspection.

1 24. (Original) The high-speed serial bit stream. interface of claim 14, further comprising:

2 a receive Forward Error Correction (FEC) block that services the first plurality of receive bit
3 streams; and

4 a transmit FEC block that services the first plurality of transmit bit streams.